Design and modeling of low power VLSI systems
Analyses various traditional and modern low power techniques for integrated circuit design in addition to the limiting factors of existing techniques and methods for optimization. It presents a research-based discussion of the technicalities involved in the VLSI hardware development process cycle
Saved in:
| Other Authors: | , , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Hershey, PA
Engineering Science Reference, an imprint of IGI Global
[2016]
|
| Series: | Advances in computer and electrical engineering (ACEE) book series
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | 102969 | ||
| 003 | MY-KLNDU | ||
| 005 | 20241220041039.0 | ||
| 008 | 221104 20162016paua bi 001 0 eng d | ||
| 020 | |a 9781522501909 (hardcover) | ||
| 020 | |z 9781522501916 (ebook) | ||
| 039 | 9 | |a 202211041201 |b VLOAD |c 201803141219 |d faezah |y 201709211207 |z hasniza | |
| 040 | |a UPNM |b eng |c UPNM |e rda | ||
| 090 | |a TK 7874.66 |b .D475 2016 | ||
| 245 | 0 | 0 | |a Design and modeling of low power VLSI systems |c Manoj Sharma, Ruchi Gautam, and Mohammad Ayoub Khan, [editors] |
| 264 | 1 | |a Hershey, PA |b Engineering Science Reference, an imprint of IGI Global |c [2016] | |
| 264 | 4 | |c © 2016 | |
| 300 | |a xxxiv, 386 pages |b illustrations |c 29 cm. | ||
| 336 | |a text |2 rdacontent | ||
| 337 | |a unmediated |2 rdamedia | ||
| 338 | |a volume |2 rdacarrier | ||
| 490 | 1 | |a A volume in the Advances in computer and electrical engineering (ACEE) book series |x 2327-039X | |
| 500 | |a "Premier reference source" -- Book cover | ||
| 504 | |a Includes bibliographical references and index | ||
| 505 | 0 | |a Low power design techniques: classical and beyond CMOS era / Mohd Samar Ansari, Shailendra Kumar Tripathi -- Low power strategies for beyond Moore's Law era: low power device technologies and materials / B. Shivalal Patro, Vandana B. -- Challenges and limitations of low power techniques: low power methodologies in analog and digital circuits / Vandana B., Patro B. S. -- Leakage minimization in CMOS VLSI circuits: a brief review / Saurabh Chaudhury, Rohit Lorenzo -- Contemporary low power design approaches / Lini Lee -- Low power VLSI circuit design using energy recovery techniques / V. S. Kanchana Bhaaskaran -- State-of-the-art master slave flip-flop designs for low power VLSI systems / Kunwar Singh, Satish Chandra Tiwari, Maneesha Gupta -- Signal-adaptive analog-to-digital converters for ULP wearable and implantable medical devices: a survey / Nabi Sertac Artan -- The design of ultra low power RF CMOS LNA in nanometer technology / Kavyashree P., Siva S. Yellampalli -- Low power arithmetic circuit design for multimedia applications / Senthil C. Pari -- Case study: system on a chip for electric stimulation / Martha Salome Lopez -- Low power design of high speed communication system using IO standard technique over 28 nm VLSI chip / Bhagwan Das, Mohammad Faiz Liew Abdullah | |
| 520 | |a Analyses various traditional and modern low power techniques for integrated circuit design in addition to the limiting factors of existing techniques and methods for optimization. It presents a research-based discussion of the technicalities involved in the VLSI hardware development process cycle | ||
| 592 | |a IV-99728 |b 28/11/2017 |c RM 847.55 |h Yuha | ||
| 650 | 0 | |a Low voltage integrated circuits |x Design and construction | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Design and construction | |
| 700 | 1 | |a Sharma, Manoj |d 1981- |e editor | |
| 700 | 1 | |a Gautam, Ruchi |d 1984- |e editor | |
| 700 | 1 | |a Khan, Mohammad Ayoub |d 1980- |e editor | |
| 830 | 0 | |a Advances in computer and electrical engineering (ACEE) book series | |
| 999 | |a vtls000059247 |c 102969 |d 102969 | ||