Principles of computer architecture
Designed especially for undergraduates in computer-related disciplines, with emphasis to support the compiler, operating system, and networking courses. For a first course in computer architecture or computer organization. This text covers computer architecture at the instruction set architecture (I...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Book |
| Language: | English |
| Published: |
Upper Saddle River, NJ
Prentice Hall
2000
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Call Number : | QA 76.9.A73 M86 2000 |
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | 18070 | ||
| 003 | MY-KLNDU | ||
| 005 | 20241218061032.0 | ||
| 008 | 150914 2000 njua bi 000 0 eng d | ||
| 020 | |a 0201436647 | ||
| 039 | 9 | |a 201509141554 |b azraai |y 200910091001 |z VLOAD | |
| 040 | |a UPNM | ||
| 090 | |a QA 76.9.A73 |b M86 2000 | ||
| 100 | 1 | |a Murdocca, Miles | |
| 245 | 1 | 0 | |a Principles of computer architecture |c Miles J. Murdocca, Vincent P. Heuring |
| 260 | |a Upper Saddle River, NJ |b Prentice Hall |c 2000 | ||
| 300 | |a xxi, 553 p. |b ill. |c 25 cm | ||
| 504 | |a Includes bibliographical references and index | ||
| 505 | 0 | |a Introduction -- Data representation -- Arithmetic -- The instruction set architecture -- Languages and the machine -- Datapath and control -- Memory -- Input and output -- Communication -- Trends in computer architecture -- Appendix A: Digital logic -- Appendix B: Reduction of digital logic. | |
| 520 | |a Designed especially for undergraduates in computer-related disciplines, with emphasis to support the compiler, operating system, and networking courses. For a first course in computer architecture or computer organization. This text covers computer architecture at the instruction set architecture (ISA) and system design levels. Starting with foundation material on data representation and computer arithmetic, the book moves through the basic components of a computer architecture, covering topics at increasing levels of complexity up through CISC, network architecture, and parallel architecture. The authors have adopted the use of a SPARC-subset for an instructional ISA called "ARC" (A RISC Computer), which is carried through the mainstream of the book, and is complemented with platform-independent software tools that simulate the ARC ISA as well as the MIPS and x86 (Pentium) ISAs. | ||
| 650 | 0 | |a Computer architecture | |
| 700 | 1 | |a Heuring, Vincent P. | |
| 999 | |a vtls000018004 |c 18070 |d 18070 | ||