Starter's guide to verilog 2001
For undergraduate courses in Advanced Digital Logic and Advanced Digital Design in departments of electrical engineering, computer engineering, and computer science, this text presents a selected set of the changes the popular hardware underwent in its first revision - emerging as IEEE Std 1364-2001...
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Upper Saddle River, N.J.
Pearson Prentice Hall
2004
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
MARC
| LEADER | 00000pam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | 20921 | ||
| 003 | MY-KLNDU | ||
| 005 | 20241218080540.0 | ||
| 008 | 221104s20042004 a b 001 0 eng d | ||
| 020 | |a 9780131415560 (pbk) | ||
| 020 | |a 0131415565 (pbk) | ||
| 035 | |a 0000036333 | ||
| 039 | 9 | |a 202211041116 |b VLOAD |c 202201270913 |d rafizah |c 200911181223 |d VLOAD |y 200910091706 |z VLOAD | |
| 040 | |a UPNM |b eng |c UPNM |e rda | ||
| 090 | |a TK 7885.7 |b .C57 2004 | ||
| 100 | 1 | |a Ciletti, Michael D. |e author | |
| 245 | 1 | 0 | |a Starter's guide to verilog 2001 |c Michael D. Ciletti |
| 264 | 1 | |a Upper Saddle River, N.J. |b Pearson Prentice Hall |c 2004 | |
| 264 | 4 | |c © 2004 | |
| 300 | |a xiv, 234 pages |b illustrations |c 24 cm | ||
| 336 | |a text |2 rdacontent | ||
| 337 | |a unmediated |2 rdamedia | ||
| 338 | |a volume |2 rdacarrier | ||
| 504 | |a Includes bibliographical references and index | ||
| 505 | 0 | |a 1. Introduction to digital design methodology -- 2. Basic concepts: primitives, data types, and operators in verilog -- 3. Modeling structure with verilog -- 4. Simulating hardware with Verilog models -- 5. Modeling behavior with Verilog -- 6. Modeling Finite-State Mechanics and Datapath Controllers with Verilog -- Appendices | |
| 520 | |a For undergraduate courses in Advanced Digital Logic and Advanced Digital Design in departments of electrical engineering, computer engineering, and computer science, this text presents a selected set of the changes the popular hardware underwent in its first revision - emerging as IEEE Std 1364-2001 or Verilog-2001. | ||
| 591 | |a 0000006997 |b 14/01/09 |c 0200-07 |d 1 |e RM668.16 |f 1 |g 668.16 |h Harmoni Publications & Distributors Sdn. Bhd. | ||
| 650 | 0 | |a Verilog (Computer hardware description language) | |
| 650 | 0 | |a Electronic digital computers$xDesign and construction | |
| 999 | |a vtls000030907 |c 20921 |d 20921 | ||