|
|
|
|
| LEADER |
00000pam a2200000 4500 |
| 001 |
22548 |
| 003 |
MY-KLNDU |
| 005 |
20241218081001.0 |
| 020 |
0 |
0 |
|a 0387239049
|
| 035 |
|
|
|a 0000027690
|
| 039 |
|
9 |
|y 200910091720
|z VLOAD
|
| 090 |
0 |
0 |
|a TK 7874.75
|b Q26 2005
|
| 100 |
1 |
0 |
|a Qin
|h Zhanhai
|
| 245 |
1 |
0 |
|a Symbolic analysis and reduction of VLSI circuits
|c Zhanhai Qin, Sheldon X. D. Tan, Chung-Kuan Cheng
|
| 260 |
0 |
0 |
|a New York
|b Springer
|c 2005
|
| 300 |
|
|
|a xxii, 283p.
|b ill.
|c 25cm
|
| 500 |
0 |
0 |
|a Includes bibliographical references and index
|
| 650 |
0 |
0 |
|a Integrated circuits
|x Very large scale integration
|
| 650 |
0 |
0 |
|a Symbolic circuit analysis
|
| 700 |
1 |
1 |
|a Cheng
|h Chung-Kuan
|
| 700 |
1 |
1 |
|a Tan
|h Sheldon X. D.
|
| 999 |
|
|
|a vtls000032486
|c 22548
|d 22548
|
