High speed VLSI interconnections modeling,analysis and simulation

Saved in:

Bibliographic Details
Main Author:	Goel
Format:	Book
Published:	New York John Wiley & Sons 1994
Subjects:	Very high speed intergrated circuits > Mathematical models Very high speed intergrated circuits > Defects > Mathematical models
Tags:	Add Tag No Tags, Be the first to tag this record!

MARC


LEADER	00000pam a2200000 4500
001	30946
003	MY-KLNDU
005	20241218085519.0
020	0	0	\|a 0471571229
035			\|a 0000021372
039		9	\|y 200910091519 \|z VLOAD
090	0	0	\|a TK 7874.7 \|b G63 1994
100	1	0	\|a Goel \|h Ashok K
245	1	0	\|a High speed VLSI interconnections \|b modeling,analysis and simulation \|c Ashok K.Goel
260	0	0	\|a New York \|b John Wiley & Sons \|c 1994
300			\|a xx,622p. \|b ill. \|c 25cm
500	0	0	\|a Includes index
650	0	0	\|a Very high speed intergrated circuits \|x Mathematical models
650	0	0	\|a Very high speed intergrated circuits \|x Defects \|x Mathematical models
999			\|a vtls000021262 \|c 30946 \|d 30946