Digital communications test and measurement high-speed physical layer characterization
As digital communications systems move to higher and higher speeds, engineers are faced with challenges not just in design, but also in testing and measuring those systems. This is a guide to the testing and measurement of these systems.
Saved in:
| Other Authors: | , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Upper Saddle River, NJ
Prentice Hall
c2008
|
| Series: | Prentice Hall modern semiconductor design series. Prentice Hall signal integrity library
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
MARC
| LEADER | 00000cam a2200000 a 4500 | ||
|---|---|---|---|
| 001 | 39285 | ||
| 003 | MY-KLNDU | ||
| 005 | 20241218091806.0 | ||
| 008 | 150909 2008 njua bi 000 0 eng d | ||
| 020 | |a 9780132209106 | ||
| 020 | |a 0132209101 | ||
| 039 | 9 | |a 201509091612 |b azraai |c 201509091611 |d azraai |c 200911181320 |d VLOAD |c 200911181120 |d VLOAD |y 200910091645 |z VLOAD | |
| 040 | |a UPNM | ||
| 090 | |a TK 5103.7 |b .D532 2008 | ||
| 245 | 0 | 0 | |a Digital communications test and measurement |b high-speed physical layer characterization |c Dennis Derickson and Marcus Müller, editors |
| 260 | |a Upper Saddle River, NJ |b Prentice Hall |c c2008 | ||
| 300 | |a xxxiii, 935 p. |b ill. |c 25 cm | ||
| 490 | 1 | |a Prentice Hall modern semiconductor design series | |
| 504 | |a Includes bibliographical references and index | ||
| 505 | 0 | |a Fundamentals of digital communcations systems -- Jitter basics -- Serial communication systems and modulation codes -- Bit error ratio testing -- BERT Scan Measurements -- Waveform Analysis-Real-time Scopes -- Characterizing high-speed digital communcations signals and systems with the equivalent-time sampling oscilloscope -- High-speed waveform analysis using all-optical sampling -- Clock synthesis, phase locked loops, and clock revocery -- Jitter tolerance testing -- Sensitivity testing in optical digital communications -- Stress tests in high-speed serial links -- Measurements on interconnects -- Frequency domain measurements -- Jitter and signaling testing for chip-to-chip link components and systems. | |
| 520 | |a As digital communications systems move to higher and higher speeds, engineers are faced with challenges not just in design, but also in testing and measuring those systems. This is a guide to the testing and measurement of these systems. | ||
| 591 | |a 0000002600 |b 03/06/08 |c 0200-07 |d 1 |e RM336.6 |f 1 |g 336.6 |h Harmoni Publications & Distributors Sdn. Bhd. | ||
| 592 | |a 03666 |b 04/11/08 |c RM351.15 |d 1 |e 351.15 | ||
| 650 | 0 | |a Digital communications |x Measurement | |
| 700 | 1 | |a Derickson, Dennis | |
| 700 | 1 | |a Muller, Marcus | |
| 830 | 0 | |a Prentice Hall modern semiconductor design series. |p Prentice Hall signal integrity library | |
| 999 | |a vtls000029110 |c 39285 |d 39285 | ||