ASIC Design and Synthesis: RTL Design Using Verilog
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
MARC
| LEADER | 00000nam a2200000 4500 | ||
|---|---|---|---|
| 001 | 5824 | ||
| 003 | MY-KLNDU | ||
| 005 | 20241218052029.0 | ||
| 008 | 240321 00 eng | ||
| 020 | |a 9789813346413 | ||
| 039 | 9 | |y 202403210830 |z dewi | |
| 040 | |a MY-KlNDU |b eng |c MY-KlNDU |e rda | ||
| 100 | |a Vaibbhav Taraate | ||
| 245 | |a ASIC Design and Synthesis: RTL Design Using Verilog |c Vaibbhav Taraate | ||
| 336 | |a text |2 rdacontent | ||
| 337 | |a unmediated |2 rdamedia | ||
| 338 | |a volume |2 rdacarrier | ||
| 999 | |a vtls000106445 |c 5824 |d 5824 | ||