ASIC Design and Synthesis: RTL Design Using Verilog - Vaibbhav Taraate